

Quarch Technology Ltd

Product Name

Technical Manual


For use with:

QTL2058 – Gen3 External PCIe Breaker

QTL2341 – Gen4 External PCIe Breaker

Using Quarch firmware version 4.000 and above

Thursday, 19 December 2019



Change History

1.0	14/12/2017	Initial Release
1.1	18/12/2019	Added Gen4 Module

Contents

Change History	3
Introduction.....	5
Technical specifications.....	6
Power requirements.....	6
Switching characteristics	6
Mechanical characteristics.....	10
Electrical connections	10
Front panel LEDs.....	11
Control Interfaces	12
Basic Concepts	13
Signal Configuration	16
Power Up vs. Power Down Timing.....	18
Glitch Control.....	20
Signal Driving	23
Signal Monitoring.....	25
Voltage Measurements.....	27
Default Startup State	28
Controlling the Module.....	29
Terminal Command Set.....	29
Appendix 1 - Signal Names	42
Appendix 2 – Signals supporting ‘Monitoring’	44
Appendix 3 – Signals supporting ‘Driving’	44

Introduction

The **External PCIe Cable Module** allows remote switching of the PCIe data and sideband pins in an External PCIe Cable (Complying with the “**PCI Express External Cabling Specification Revision 3.0/4.0**”) for test automation or fault injection purposes.

The module supports data rates up to 8GT/s (QTL2058) and 16GT/s (QTL2341)

Each pin is individually switched, allowing complete control over the mating sequence of a cable connector.

The switches can be sequenced at precise timings to simulate a hot-swap event, including pin bounce. Individual pins can also be broken or glitched at any time to simulate a fault in the system.

As External PCIe cables have complex EEPROM controllers, it is not realistic to use one standard cable on each side of our module. As such, we provide a short custom cable, with every pin directly wired. This allows our module to be transparent to the system under test.

QTL2341 supports signal monitoring, signal driving and high resolution timing

Technical specifications

Power requirements

The module takes power from its controller: Either a QTL1260 Interface Kit, or a QTL1461/QTL1079 Array Controller. No power is required from the host/device.

Switching characteristics


External PCIe Connector Pin	Description	Switching Action
A3, A6, A9, B3, B6, B9, C3, C6, C9, D3, D6, D9	Ground pins	All connected to digital Ground on the Module
A4, A5, A7, A8, B4, B5, B7, B8, C4, C5, C7, C8, D4, D5, D7, D8	PCIe Data Signal pins	Each signal is individually switched by an high speed Switch
A1, A2, B2, C1, C2, D2	Management Interface	Connected to the modules internal management interface and individual switches between IN port and OUT port
B1, D1	Active Cable Power	Power switch between the IN port and OUT port.

Switching table and pin-out


0.5M Custom Cable		QTL2058/QTL2341			
Connector	Connector	IN	Signal	Switching Type	OUT
A1	C1	C1	CADDR	Switch and Internal	A1
A2	C2	C2	CINT#	Switch and Internal	A2
A4	C4	C4	PERp0	Signal Switch	A4
A5	C5	C5	PERn0	Signal Switch	A5
A7	C7	C7	PERp3	Signal Switch	A7
A8	C8	C8	PERn3	Signal Switch	A8
B1	D1	D1	PWR	9.7A Max Switch	B1
B2	D2	D2	CBLPRSNT#	Switch and Internal	B2
B4	D4	D4	PERp1	Signal Switch	B4
B5	D5	D5	PERn1	Signal Switch	B5
B7	D7	D7	PERp2	Signal Switch	B7
B8	D8	D8	PERn2	Signal Switch	B8
C1	A1	A1	CMISCL	Switch and Internal	C1
C2	A2	A2	CIMISDA	Switch and Internal	C2
C4	A4	A4	PETp0	Signal Switch	C4
C5	A5	A5	PETn0	Signal Switch	C5
C7	A7	A7	PETp3	Signal Switch	C7
C8	A8	A8	PETn3	Signal Switch	C8
D1	B1	B1	PWR	9.7A Max Switch	D1
D2	B2	B2	MGTPWR	Switch and Internal	D2
D4	B4	B4	PETp1	Signal Switch	D4
D5	B5	B5	PETn1	Signal Switch	D5
D7	B7	B7	PETp2	Signal Switch	D7
D8	B8	B8	PETn2	Signal Switch	D8

High speed switch characteristics


Insertion Loss




Return Loss




Isolation Between Ports RFC and RF1/RF2



Mechanical characteristics



Electrical connections



IN: Host connection, the Quarch custom cable is normally attached here

OUT: Device connection



TORRIDON: Connection to a Torridon Controller

Front panel LEDs

0: Lane 0 connection

1: Lane 1 connection

2: Lane 2 connection

3: Lane 3 connection

OFF No signals are connected

ORANGE Some signals are connected

GREEN All signals are connected

Disconnecting critical sideband signals that prevent the link from working will cause all LEDs to show orange

Control Interfaces


All Torridon modules are designed to be used with a Torridon Array Controller (QTL1461, QTL1079) or a single Torridon Interface Kit (QTL1260).

The control cable is an ultra-thin flex cable.

Control Interface	Form Factor	Torridon Ports	Control Methods Available	Interfaces
QTL1079 28 Port Torridon Array Controller	1U 19" Rack Mounted unit	24 at the front 4 at the rear	Terminal Scripting TestMonkey 2 GUI	Serial via DB9 or RJ45 Ethernet USB
QTL1461 4 Port Array Controller	160x165x53mm Enclosure 1U Enclosure also available	4 ports on front	Terminal Scripting TestMonkey 2 GUI	Serial via RJ45 Ethernet USB
QTL1461 Torridon Interface Kit	60mm x 45mm x 30mm Box	1 port	Terminal Scripting TestMonkey 2 GUI	Serial via RJ-45 Serial via USB/Serial convertor USB

Basic Concepts

Each controlled pin is connected to a separate switch on the module, so it can be connected or isolated on command.




Each switch on the module is called a 'Signal' and can be programmed to follow one of six programmable delay and bounce profiles (called 'Sources'). This allows the user to sequence the signal connections in the cable in up to six programmable steps.

This allows us to create virtually any hot-swap scenario. The default scenario on the module is based on the pin lengths on the connector, so that the long pins mate first, followed by shorter pins.




Each of the programmable delay and bounce profiles is called a control source, S1 to S6. For each control source the user sets up a delay, and bounce parameters. Three special sources (S0, S7 and S8) are also provided as described in the table below.



Control Source Parameters for a power up event (Basic Pin Bounce)

Once each delay period is set up, the user assigns each signal to follow the relevant control source, then uses the “**run:power up**” and “**run:power down**” commands to initiate the hot-swap.

The BUSY bit 1 in the control register is set during a power up, power down and short operation. This may be used to monitor for the completion of timed events.



Power up and Power down example


Signal Configuration

Each signal that is switched by the module is usually assigned to one of the 6 timed sources, S1 – S6. Each signal can also be assigned directly to 'always off' (source 0), 'immediate change' (source 7) or 'Always on' (source 8).

Signals assignment is done through the command:

SIGna1:[name]:SOURce [Source#]


Source Number	Description
0	Signal is always OFF
1	Signal assigned to control source 1
2	Signal assigned to control source 2
3	Signal assigned to control source 3
4	Signal assigned to control source 4
5	Signal assigned to control source 5
6	Signal assigned to control source 6
7	Signal changes with HOT_SWAP state
8	Signal is always ON



This diagram shows the 9 possible source settings entering the control MUX for a switched signal. The value of the control register will determine which of the sources are used to control the signal. When enabled, the hot-swap line will cause the MUX to pass the control signal from that source through to the switch.

Power Up vs. Power Down Timing

Each control source is always configured with power-up parameters. The power-down profile is automatically generated by the module, and is the mirror image of the power up:



If you require a different power down sequence then you can alter any of the source timing values, pin bounce or signal assignments while the module is in the plugged state. When you initiate the 'pull' action, the new settings will be used.

Glitch Control

Any control signal may be glitched for a pre-determined length of time using the glitch generator logic.


Each Signal Control register contains a “**GLITCH:ENABLE**” bit which determines whether the glitch logic will affect that signal. The setting, defaults to off, so any glitches will have no effect unless explicitly set to do so.

Glitches will invert the current state of the switched signal. Therefore if a switch is currently OFF, a glitch will turn it ON, and if the switch is ON, it will turn OFF.

For modules that support signal driving, the glitch action will drive the signal following the ‘**DRIVE:OPEN**’ and ‘**DRIVE:CLOSED**’ settings

Glitches may be applied in 3 modes:

Glitch Once




A single glitch is generated when the **RUN:GLITCh ONCE** command is executed.

The length of the glitch is determined by using the **GLITCh:SETup** command or the **GLITCh:MULTiplier** and **GLITCh:LENGth** commands:

$$\text{PULSE LENGTH} = \text{GLITCh:MULTiplier} \times \text{GLITCh:LENGth}$$

Repeated use of the **RUN:GLITCh:ONCE** command will generate multiple glitches, it is not necessary to use the **RUN:GLITCh OFF** command after a single glitch.

Glitch Cycle



A sequence of glitches is generated when the **RUN:GLITCh CYCLE** command is executed, and continues until **RUN:GLITCh OFF** is executed.


The length of the glitch is determined by using the **GLITCh:SETup** command or the **GLITCh:MULTiplier** and **GLITCh:LENgth** commands:

$$\text{PULSE LENGTH} = \text{GLITCh:MULTiplier} \times \text{GLITCh:LENgth}$$

The length of time between each glitch pulse is set in the same way as the glitch length, The length of the gap is determined by using the **GLITCh:CYCLE:SETup** command or the **GLITCh:CYCLE:MULTiplier** and **GLITCh:CYCLE:LENgth** commands:

$$\text{OFF TIME} = \text{GLITCh:CYCLE:MULTiplier} \times \text{GLITCh:CYCLE:LENgth}$$

Glitch PRBS



A pseudo random sequence of glitches is generated when the **RUN:GLITCh PRBS** command is executed, and continues until **RUN:GLITCh OFF** is executed.

The length of the glitch is determined by using the **GLITCh:SETup** command or the **GLITCh:MULTiplier** and **GLITCh:LENGTh** commands:

$$\text{PULSE LENGTH} = \text{GLITCh:MULTiplier} \times \text{GLITCh:LENGTh}$$

The number of glitches in a set length of time is determined by the **GLITCh:PRBS** command. A value of 2 will result in glitches at a ratio of 1:2 (the line will be in a glitched state 50% of the time), whilst a value of 256 will produce glitches in a ratio of 1:256.

Signal Driving

The module has the ability to drive the following sideband signals in certain configurations. See the appendix for a list.

For these signals, the user can specify a behaviour using the **SIGnal:[SIG_NAME]:DRive:[OPEN|CLOSED] [NONE|HIGH|LOW]** command. The **OPEN** parameter is used to specify the action that the module should take when the switch is open (following a **RUN:POWER DOWN** command or when the signal is assigned to source 0), and the **CLOSED** parameter is used to specify the action to take when the switch should be closed (following a **RUN:POWER UP** command or when the signal is assigned to Source 8). The default behavior for both **OPEN** and **CLOSED** states is **NONE**, which tells the module not to drive the signal lines at all (just open and close the switch as usual).

The behavior of the module when signal driving is enabled (set to **HIGH** or **LOW**) is different depending on the signal being driven to avoid hardware conflicts:

Examples:

PERST

To issue a fundamental reset to the device under test:

PERST is an active low signal so to assert one we need to drive it low. Assuming the module is already powered up then we need to change the **CLOSED** behavior from **NONE** to **LOW**, and then back again to clear the reset.

>SIGnal:PERST:DRIVE CLOSED LOW

(Line is driven low: reset is asserted)

>SIGnal:PERST:DRIVE CLOSED NONE

(Line driving is disabled: reset is de-asserted)

Advanced Usage:

If we want to assert PERST for a set period of time, we can set the **OPEN** behavior and use the glitch function on the PERST signal to control the “open” time.

>SIGnal:PERST:GLITch:ENABle ON

>SIGnal:PERST:GLITch:SETup 500us 2

>SIGnal:PERST:DRIVE OPEN LOW

>RUN:GLITch ONCE

During the glitch event, the switch would normally be open for 1mS. The addition of the driving setting changes this to instead drive the signal low for 1mS

Signal Monitoring

The 'signal monitoring' feature allows specific signals on a module (normally sideband signals) to be tracked.

The state of a monitored signal can be requested from the module at any time via a command

On 'triggering' modules, the state of a signal can be output in real time to one of the triggering ports. As there are two trigger ports, two signals can be monitored at a time. This is ideal for diverting SM_BUS to an analyser.

For a list of signals on the module that support triggering, see the annex at the end of the manual.

Requesting signal state

To get the state of a monitored signal:

```
SIGna1:[SIGNAL-NAME]:STATus:[HOST?|DEVIce?]
```

Returns the current state of the monitored signal as **HIGH** or **LOW**. The signal state can (if supported) be monitored independently on both the host and device side of the module.

Live monitoring

This feature is supported on 'Triggering' modules only. Both the trigger IN and OUT ports can be used to monitor a signal.

WARNING: As the trigger IN port can be ordered to OUTPUT a status, there is a risk of two devices driving against each other and causing damage. Before using the live monitoring feature, you must ensure that you do not have any equipment attached that may try to drive the trigger IN port.

To begin live monitoring, first enable the trigger ports you want to use. This is done via additional options to the existing trigger setup commands:

Trigger OUT port:

```
# Set the trigger mode to sideband monitor  
TRIGger:OUT:MODE:SIDEband
```

Trigger IN port (requires double verification)

```
# Set the trigger mode to sideband monitor  
TRIGger:IN:MODE:SIDEband  
# Also set the trigger IN source to sideband out  
TRIGger:IN:SOURCE:SIDEband
```

The commands to control monitoring are:

Select a signal for live monitoring

TRIGger:MONitor[IN|OUT]:[SIGNAL-NAME]:[HOST|DEvIce]

Sets a trigger port to activate live monitoring for a given signal. The host/device parameter selects the side of the module to monitor on.

TRIGger:MONitor[IN?|OUT?]

Returns the selection for live monitoring on the given trigger port. The response will be in the form **PERST:HOST** or similar (**SIGNAL_NAME:SIDE**)

Note that the triggering mode must also be set before the live monitoring will start.

Voltage Measurements

The modules are capable of measuring various voltages both for self test and to assist in the testing of a customer's system. The following measurement points are available:

Measurement Command	Description	Resolution / Accuracy
MEASure:VOLTage:SELF 1v2?	Returns the voltage of the modules internal 1.2v power rail	64mV / 5%
MEASure:VOLTage:SELF 3v3?	Returns the voltage of the modules internal 3.3v power rail – This powers the modules internal circuitry, and the active circuitry on the IN connector	64mV / 5%
MEASure:VOLTage:SELF 12v?	Returns the voltage of the modules internal 3.3v B power rail – This powers the active circuitry on the OUT connector.	64mV / 5%

Default Startup State

On power up or reset, the control modules enter a default state. On the cable module all signals are connected at startup. The “run:power down” command will immediately disconnect the cable without needing any initial setup.

The default hot-swap scenario will disconnect data pins immediately, followed by the management interface (as the management interface uses longer pins)

Source Number	Initial Delay	Pin Bounce Mode	Bounce Length	Bounce Period	Bounce Duty Cycle
1	0mS	Standard	0mS	0uS	50%
2	25mS	Standard	0mS	0uS	50%
3	0mS	Standard	0mS	0uS	50%
4	0mS	Standard	0mS	0uS	50%
5	0mS	Standard	0mS	0uS	50%
6	0mS	Standard	0mS	0uS	50%

Signal	Assigned Source
PWR_B1, PWR_D1	Source 1
CMI_SCL, CMI_SDA	Source 1
CBL_PRSNT, MGT_PWR	Source 1
CADDR, CINT	Source 1
All PCIe Data signals	Source 2

Hot-Swap State:

The cable is in the ‘plugged’ state, waiting for a **RUN:POWER DOWN** command to disconnect it.

Controlling the Module

The module can be controlled either by:

- Serial ASCII terminal (such as HyperTerminal)

This is normally used with scripted commands to automate a series of tests. The commands are normally generated by a script or user code (PERL, TCL, C, C# or similar).
- Telnet Terminal (Only when connected to an Array Controller).

This mode uses exactly the same commands as the serial ASCII terminal, but run over a standard Telnet connection.
- REST API (Only when connected to an Array Controller).

Controllers provide a basic REST API, allowing multi-user control over Torridon products.
- USB

Quarch's TestMonkey application can control a single module via USB, this allows simple graphical control of the module. The Quarch C# API and Python examples allow automation via USB.

Terminal Command Set

These commands are based on the SCPI style control system that is used by many manufacturers of test instruments. The entire SCPI specification has NOT been implemented but the command structure will be very familiar to anyone who has used it before.

- SCPI commands are NOT case sensitive
- SCPI commands are in a hierarchy separated by ':'
(**LEVe11:LEVe12:LEVe13**)
- Most words have a short form (e.g. '**register**' shortens to '**reg**'). This will be documented as **REGister**, where the short form is shown in capitals.
- Some commands take parameters. These are separated by spaces after the main part of the command (e.g. "**meas:volt:self 3v3?**" obtains the 3v3 self test measurement).
- Query commands that return a value all have a '?' on the end
- Commands with a preceding '*' are basic control commands, found on all devices.

- Commands that do not return a particular value will return “OK” or “FAIL”. Unless disabled, the fail response will also append a text description for the failure if it can be determined.

[comments]

Any line beginning with a # character is ignored as a comment. This allows commenting of scripts for use with the module.

*RST

Triggers a reset, the module will behave as if it had just been powered on.

*CLR

Clear the terminal window and displays the normal start screen. Also runs the internal self test. The same action can be performed by pressing return on a blank line.

*IDN?

Displays a standard set of information, identifying the device. An example return is shown below:

Family:	Torridon System	[The parent family of the device]
Name:	Ethernet Cable Pull Module	[The name of the device]
Part#:	QTL1271-01	[The part number of the hardware]
Processor:	QTL1159-01,3.50	[Part# and version of firmware]
Bootloader:	QTL1170-01,1.00	[Part# and version of bootloader]
FPGA 1:	1.0	[Version of FPGA core]

*TST?

Runs a set of standard tests to confirm the device is operating correctly, these tests are also performed at start up. Returns ‘OK’ or ‘FAIL’ followed by a list of errors that occurred, each on a new line.

CONFig:MODE BOOT

Configures the card for boot loader mode (to update the firmware), requires an update utility on the PC.

CONFig:MESSages [SHORT|USER]**CONFig:MESSages?**

Gets or sets the mode for messages that are returned to the user's terminal

Short: Only a "FAIL" or "OK" will be returned.

User: Full error messages are returned to the user on failure.

CONFig:TERMinal USER

Sets the terminal response mode to the default 'User' setting. This is intended for use with HyperTerminal or similar and manually typed commands.

CONFig:TERMinal SCRIPT

Sets the terminal response mode for easier parsing. Especially useful from a UNIX/LINUX based system. Characters sent from the PC are not echoed by the device and a <CR><LF> is sent after the cursor to force a flush of the USART buffer.

CONFig:TERMinal?

Returns the current terminal mode.

CONFig:DEFault STATE

Resets the state of the module. This will set all source/signal/glitch etc logic to its default power-on values. Terminal setting will not be affected. This command allows the module to be brought back to a known state without resetting it.

SOURce:[1-6|ALL]:SETup [#1] [#2] [#3] [#4]

Sets up the source in a single command. All parameters are positive integer numbers:

#1 = Initial delay (mS)

[Limits: 0 to 127ms in steps of 1ms, 130ms to 1270ms in steps of 10ms]

#2 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 130ms to 1270ms in steps of 10ms]

#3 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 2000 to 127000us in steps of 1000us]

#4 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

SOURce:[1-6|ALL]:DELAY [#ms] [#Unit*]

SOURce:[1-6|ALL]:DELAY?

Sets the initial delay of a source in mS. The delay is entered as a integer number with no units. E.g. "Source:1:delay 300".

#1 = Initial delay (mS)

[Limits: 0 to 127ms in steps of 1ms, 130ms to 1270ms in steps of 10ms]

#2 = Optional unit specifier (High resolution firmware only) [uS, mS, S]. High resolution firmware allows initial delay of 0 to 16,775mS in 1uS resolution. This parameter is optional, to be back-compatible with older firmware

SOURce:[1-6|ALL]:BOUNce:SETup [#1] [#2] [#3]

Sets up the bounce parameters in a single command. All parameters are positive integer numbers:

#1 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#2 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 2000 to 127000us in steps of 1000us]

#3 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

SOURce:[1-6|ALL]:BOUNce:LENGth [#ms] [#Unit*]

SOURce:[1-6|ALL]:BOUNce:LENGth?

Sets the length of the pin bounce in mS. The delay is entered as a decimal number with no units. E.g. "Sour:2:boun:len 50".

#1 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 130ms to 1270ms in steps of 10ms]

#2 = Optional unit specifier (High resolution firmware only) [uS, mS, S]. High resolution firmware allows initial delay of 0 to 16,775mS in 1uS resolution. This parameter is optional, to be back-compatible with older firmware

SOURce:[1-6|ALL]:BOUNce:PERiod [#us] [#Unit*]

SOURce:[1-6|ALL]:BOUNce:PERiod?

Sets the bounce period of the pin bounce in uS. The value is entered as a decimal number **with no units**. E.g. "Sour:6:boun:period 300".

#1 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 2000 to 127000us in steps of 1000us]

#2 = **Optional unit specifier (High resolution firmware only) [uS, mS, S]. High resolution firmware allows initial delay of 0 to 1,677mS in 100nS resolution. This parameter is optional, to be back-compatible with older firmware**

SOURce:[1-6|ALL]:BOUNce:DUTY [#%]

SOURce:[1-6|ALL]:BOUNce:DUTY?

Sets the duty cycle of the pin bounce as a %. The value is entered as a decimal number with no units. E.g. "source:3:bounce:duty 50".

#1 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

SOURce:[1-6|ALL]:BOUNce:MODE [SIMPLE|USER]

SOURce:[1-6|ALL]:BOUNce:MODE?

Sets the bounce pattern to **SIMPLE** (Duty cycle driven oscillation) or **USER** (User defined custom pattern).

SOURce:[1-6|ALL]:BOUNce:PATtern:WRITE [0xAAAA] [0xDDDD]

Writes a word of the custom bounce pattern to the give address within the pattern

0xAAAA is the address (for example 0x0002)

0xDDDD is the pattern data (for example 0x13F2)

SOURce:[1-6|ALL]:BOUNce:PATtern:READ [0xAAAA]

Reads a word of the custom bounce pattern

0xAAAA is the address (for example 0x0002)

SOURce:[1-6|ALL]:BOUNce:PATtern:DUMP [0xAAAA] [0xAAAA]

Reads a range of words from the custom bounce pattern

0xAAAA is the start and end address range (for example 0x0002)

SOURce:[1-6|ALL]:BOUNce:CLEAR

Removes any pin bounce from the source and sets all bounce settings to default values. See “Default Startup State” for details for the default settings.

SOURce:[1-6|ALL]:STATE [ON|OFF]

SOURce:[1-6|ALL]:STATE?

Sets or returns the enable state of the source. Any signals assigned to a disabled (off) source will immediately be disconnected and vice versa. If a source state is changed, all signals assigned to it will change at exactly the same time (if a change is required).

SOURce:[1-6]:BOUNce:PATtern:LENGth [#bits]

SOURce:[1-6]:BOUNce:PATtern:LENGth?

Sets or returns the number of bits of the custom bounce pattern that are to be used. This defaults to the maximum (112) and can be reduced to create more accurate patterns.

SOURce:[1-6]:BOUNce:PATtern:REPeat [ON|OFF]

SOURce:[1-6]:BOUNce:PATtern:REPeat?

Sets the custom pattern repeat **flag**. This is used when the current custom bounce pattern is shorter than the specified bounce length. When the flag is set (default) the pattern will wrap. When this flag is off, the last bit of the pattern will be repeated.

SOURCE:[1-6]:BOUNCE:PATTERN:SETUP [#us] [#binarypattern]

Sets a basic custom pattern from a single command. This command will alter the bounce period, bounce length, pattern length and the custom pattern.

[#uS] – Integer value of uS to specify the period. The length of each bit in the pattern will be half of this value. 20uS is the minimum value (10uS per bit)

[#binarypattern] – String parameter containing 1s and 0s, for example “001” is a 2 bit pattern that is low for 2 bits then high for 1. The given pattern will always be padded up to the nearest millisecond. This is because the total glitch length has a 1mS resolution.

SIGNAL:[SIG_NAME|ALL]:SOURCE [#num]

SIGNAL:[SIG_NAME|ALL]:SOURCE?

Assigns a given signal to a numbered timing source (0-8). SIGNAL_NAME is one of the signals/groups as found in the ‘Signal Names’ appendix at the end of this manual

SIGNAL:[SIG_NAME|ALL]:GLITCH:ENABLE [ON|OFF]

SIGNAL:[SIG_NAME|ALL]:GLITCH:ENABLE?

Enables a signal for glitching. If this is on, the signal will be glitched whenever the glitch logic is in use. Multiple signals may be set to glitch at the same time.

SIGNAL:[SIG_NAME]:DRIVE:OPEN [HIGH|LOW|NONE]

SIGNAL:[SIG_NAME]:DRIVE:OPEN?

Sets the 'drive' mode for a signal when the switch would normally be 'open'. Only the 'driving' capable signals (listed in the appendix) can support this.

SIGnal:[SIG_NAME]:DRive:CLosed [HIGH|LOW|NONE]

SIGnal:[SIG_NAME]:DRive:CLosed?

Sets the 'drive' mode for a signal when the switch would normally be 'closed'. Only the 'driving' capable signals (listed in the appendix) can support this.

SIGnal:[SIG_NAME]:STATus:HOST?

SIGnal:[SIG_NAME]:STATus:DEVice?

Requests the current state of the sideband signal on the host or device side, from the monitoring system. Only the 'monitoring' capable signals (listed in the appendix) can support this.

GLITch:SETup [MULTIPLIER_STEP] [#count]

Sets up the length of the glitch in a single command.

#1 = Multiplier factor for glitch length (mS)

[50ns|500ns|5us|50us|500us|5ms|50ms|500ms]

#2 = Length of the glitch (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

This gives a maximum glitch of 127.5 Seconds.

GLITch:MULTIplier [MULTIPLIER_STEP]**GLITch:MULTIplier?**

Sets the multiplier value for the glitch time to one of the specified durations.

This factor is multiplied with the **GLITch:LENgth** value to give the actual glitch time.

#1 = Multiplier factor for glitch length (mS)

[50ns|500ns|5us|50us|500us|5ms|50ms|500ms]

GLITch:LENgth [#count]**GLITch:LENgth?**

This value is multiplied by **GLITch:MULTIplier** to give the glitch duration.

#1 = Length of the glitch (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

GLITch:CYCle:SETup [MULTIPLIER_STEP] [#count]

Sets up the length of the glitch cycle in a single command.

#1 = Multiplier factor for glitch cycle length (mS)

[50ns|500ns|5us|50us|500us|5ms|50ms|500ms]

#2 = Length of the glitch cycle (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

This gives a maximum glitch cycle time of 127.5 Seconds.

GLITch:CYCLe:MULTIplier [MULTIPLIER_STEP]**GLITch:CYCLe:MULTIplier?**

Sets the multiplier value for the glitch cycle time to one of the specified durations.

This factor is multiplied with the **GLITch:CYCLe:LENGth** value to give the actual time between cycled glitches.

#1 = Multiplier factor for glitch length (mS)

[50ns|500ns|5us|50us|500us|5ms|50ms|500ms]

GLITch:CYCLe:LENGth [#count]**GLITch:CYCLe:LENGth?**

This value is multiplied by **GLITch:CYCLe:MULTIplier** to give the actual time between cycled glitches.

#1 = Length of the glitch (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

GLITch:PRBS [#1]

Sets the PRBS rate for Pseudo Random repeat glitching, this is a ratio, 2 means 1:2 (approximately 50% of the time the signal will be glitched), 256 means 1:256.

#1 = PRBS Ratio

[2|4|8|16|32|64|128|256|512|1024|2048|4096|8192|16384|32768|65536]

RUN:Power [UP|DOWN]

Initiates a plug or pull operation (legacy name used to preserve compatibility between Torrion modules). This is the master control for all switches on the card.

The command will fail if you order a power up when the module is already in the connected state and vice-versa as the action cannot be performed.

The “OK” response will be returned as soon as the hot-swap event has begun. If your timing sequence is very long you may have to poll the BUSY bit in register 0 to check when it has completed.

RUN:POWER?

Returns the current plugged/pulled state of the module.

RUN:GLITCh ONCE

Triggers a single glitch with length:

GLITCh:MULTIplier x GLITCh:LENgth.

RUN:GLITCh CYCLE

Triggers a sequence of repeated glitches that run until the **RUN:GLITCh STOP** command is executed. All signals with **GLITCh:ENABle** set to **ON** are glitched for **GLITCh:MULTIplier x GLITCh:LENgth** and then released for a duration of **GLITCh:CYCLE:MULTIplier x GLITCh:CYCLE:LENgth**. This is repeated until the **RUN:GLITCh STOP** command is run.

RUN:GLITCh PRBS

Triggers a PRBS glitch sequence which runs until the **RUN:GLITCh STOP** command is issued.

RUN:GLITCh STOP

Stops any running glitch sequence.

RUN:GLITCh?

Returns the state of the current glitch sequence running on the module.

TRIGger:IN:TYPE [EDGE|LEVEL]

Sets the trigger type

EDGE = Actions will start on the asserted edge and complete in full

LEVEL = Actions will run for as long as the trigger signal is asserted

TRIGger:IN:INVERT [ON|OFF]

Sets the trigger invert mode for input triggers

OFF = Trigger acts as normal

ON = Trigger responds to an inverted input

TRIGger:OUT:INVERT [ON|OFF]

Sets the trigger invert mode for output trigger

OFF = Trigger acts as normal

ON = Trigger outputs in an inverted form

TRIGger:IN:SOURce [EXTernal|???_host]

Sets the source of the trigger in event

EXTernal = Uses the trigger in connector

???_host = Uses the output of the host power detect system. ??? is the voltage channel, generally 3v3_host or 12v_host, though the channel selection options will vary between modules and is not supported on all devices.

TRIGger:IN:MODE [OFF|POWER|GLITCH|SIDEband]

Sets the action to perform on a trigger in event

OFF = No action (default mode)

POWER = Power cycle will be performed

GLITCH = Glitch action will be performed

SIDEband= Sideband monitor mode (if 'monitoring' is supported)

TRIGger:OUT:MODE [OFF|POWER|GLITCH|???_host|SIDEband]

Sets the action to perform on a trigger out event

OFF = No action (default mode)

POWER = Trigger out shows power state

GLITCH = Trigger out on glitch

???_host = Trigger out on detect of host power. ??? is the voltage channel, generally 3v3_host or 12v_host, though the channel selection options will vary between modules and is not supported on all device.

SIDEband= Sideband monitor mode (if 'monitoring' is supported)

TRIGger:MONitor:IN [#SignalName] [HOST|DEVIce]**TRIGger:MONitor:IN?**

If monitoring is supported and enabled for trigger IN, this command sets the sideband signal to be output on the trigger IN line.

You **MUST** ensure that nothing external will try to drive this trigger line when the monitor feature is enabled, as this may cause damage.

The signals available for monitoring are listed in the appendix

TRIGger:MONitor:OUT [#SignalName] [HOST|DEVIce]**TRIGger:MONitor:OUT?**

If monitoring is supported and enabled for trigger IN, this command sets the sideband signal to be output on the trigger IN line.

You **MUST** ensure that nothing external will try to drive this trigger line when the monitor feature is enabled, as this may cause damage.

The signals available for monitoring are listed in the appendix

Appendix 1 - Signal Names

The following signal names are used to specify a single signal or a group of signals. These may be used in commands that take a parameter “SIGNAL_NAME”.

These signals names are based on the interface specification.

Note that some commands, such as those returning a value, only accept a parameter that resolves to a single signal. In this case you cannot use the group names

Signals

PETP_0 (Data transmitted from the 'input' port on Lane 0 (+ve side of differential pair))

PETN_0

PERP_0

PERN_0

PETP_1

PETN_1

PERP_1

PERN_1

PETP_2

PETN_2

PERP_2

PERN_2

PETP_3

PETN_3

PERP_3

PERN_3

PWR_B1

PWR_D1

CMI_SCL

CMI_SDA

CBL_PRSENT

MGT_PWR

CADDR

CINT

Signal Groups

ALL	(Allows change of all signals at the same time)
LANE0	(Affect all signals relating to a specific SAS lane)
LANE1	
LANE2	
LANE3	
MANAGEMENT	(Controls all signals in the management interface)
POWER	(Affects all power signals)
DATA	(Affects all data lanes)

Appendix 2 – Signals supporting ‘Monitoring’

QTL2341 Only

Signal name	Side that can be monitored
CMI_SCL	Host and Drive
CMI_SDA	Host and Drive
CBL_PRSENT	Host and Drive
MGT_PWR	Host and Drive
CADDR	Host and Drive
CINT	Host and Drive

Appendix 3 – Signals supporting ‘Driving’

QTL2341 Only

Signal Name	Signal Type	Host Side Behavior		Device Side Behavior	
		High	Low	High	Low
CADDR	Open Drain output from host	Not Driven	Not Driven	Driven High	Driven Low
CINT	Push/Pull output from Host	Not Driven	Not Driven	Not Driven	Driven Low